🚀 ChipCraft 2.0 – 24hr VLSI Design Hackathon 🚀
📅 13–14 March 2026 | 🏛️ DSPSD Lab 321, Kalasalingam University, Krishnankoil
🎯 *Theme: RTL to Synthesis + Formal Verification
Challenge:
Given a real‑world problem statement, design an optimized RTL solution, synthesize to netlist, and verify using formal methods—all within 24 hours!
What you'll do:
- RTL coding (Verilog/SystemVerilog)
- Logic synthesis with Synopsys Design Compiler
- Formal verification with Synopsys VC Formal
- Generate timing/area reports and present your chip
Powered by: Synopsys Chips to Startup (C2S) Program + KARE IEEE EDS/SSCS
Team: 2–3 members
Fee: â‚ą300/person
Prizes: â‚ą25,000 pool (â‚ą15k/â‚ą7k/â‚ą3k)
Register: [euphoria.kalasalingam.ac.in/register](https://euphoria.kalasalingam.ac.in)
Who should join: ECE/EEE/CSE students with basic Verilog + Linux skills. Some prior Synopsys experience required—training provided!
Why ChipCraft? Hands‑on industry VLSI flow = direct path to semiconductor jobs (RTL/DFT/PD roles).
#VLSI #ChipDesign #Hackathon #Synopsys #IEEEEDS
Kalasalingam Academy of Research and Education, Krishnankoil, Srivilliputhur, Tamil Nadu 626126
KARE IEEE EDS
25k